CATALOGO DEI PRODOTTI DELLA RICERCA

FUMMI, Franco
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 11.571
EU - Europa 9.500
AS - Asia 4.120
AF - Africa 47
OC - Oceania 28
SA - Sud America 25
Continente sconosciuto - Info sul continente non disponibili 7
Totale 25.298
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 11.507
GB - Regno Unito 3.172
CN - Cina 2.336
SG - Singapore 1.367
SE - Svezia 1.064
IT - Italia 928
RU - Federazione Russa 884
IE - Irlanda 784
FR - Francia 760
FI - Finlandia 700
DE - Germania 628
UA - Ucraina 221
KR - Corea 152
BE - Belgio 138
VN - Vietnam 70
CA - Canada 54
JP - Giappone 54
NL - Olanda 49
HK - Hong Kong 37
TG - Togo 36
ID - Indonesia 30
AU - Australia 22
ES - Italia 21
TR - Turchia 20
AT - Austria 18
IN - India 17
CH - Svizzera 16
CZ - Repubblica Ceca 14
GR - Grecia 13
PL - Polonia 12
IL - Israele 11
BG - Bulgaria 9
DK - Danimarca 9
EE - Estonia 9
LV - Lettonia 9
BR - Brasile 8
MX - Messico 8
RO - Romania 7
NZ - Nuova Zelanda 6
AL - Albania 5
CL - Cile 5
LU - Lussemburgo 5
CO - Colombia 4
EG - Egitto 4
EU - Europa 4
HU - Ungheria 4
LT - Lituania 4
SA - Arabia Saudita 4
A2 - ???statistics.table.value.countryCode.A2??? 3
AE - Emirati Arabi Uniti 3
AR - Argentina 3
RS - Serbia 3
BO - Bolivia 2
BY - Bielorussia 2
HR - Croazia 2
KZ - Kazakistan 2
LK - Sri Lanka 2
MA - Marocco 2
MO - Macao, regione amministrativa speciale della Cina 2
NO - Norvegia 2
PE - Perù 2
PH - Filippine 2
PK - Pakistan 2
SC - Seychelles 2
SK - Slovacchia (Repubblica Slovacca) 2
TH - Thailandia 2
TW - Taiwan 2
AM - Armenia 1
AZ - Azerbaigian 1
BN - Brunei Darussalam 1
CR - Costa Rica 1
EC - Ecuador 1
ET - Etiopia 1
IM - Isola di Man 1
IS - Islanda 1
KG - Kirghizistan 1
KW - Kuwait 1
LI - Liechtenstein 1
MD - Moldavia 1
NG - Nigeria 1
PA - Panama 1
PT - Portogallo 1
SI - Slovenia 1
ZA - Sudafrica 1
Totale 25.298
Salva come PNG Salva come JPEG
Città #
Southend 2.814
Chandler 2.184
Jacksonville 1.959
Woodbridge 1.317
Singapore 1.174
Ann Arbor 1.109
Dublin 771
Ashburn 711
Houston 705
Verona 398
Beijing 347
Lawrence 293
Princeton 293
Wilmington 258
Nanjing 220
Jinan 194
Helsinki 183
Sindelfingen 156
Seoul 143
New York 139
Brussels 138
Shenyang 135
Santa Clara 129
Boardman 122
Hebei 113
Tianjin 82
Nanchang 78
Jiaxing 73
Milan 73
Changsha 71
Guangzhou 63
Ningbo 61
Washington 60
Zhengzhou 59
Taizhou 58
Haikou 55
Moscow 51
Norwalk 51
Lancaster 49
Seattle 46
Dallas 45
Taiyuan 44
Hangzhou 42
Dong Ket 40
Tokyo 38
Lomé 36
Fuzhou 31
Kent 29
Jakarta 28
Naples 28
Toronto 26
Los Angeles 25
Hong Kong 24
San Francisco 24
Fairfield 22
Redwood City 21
Lanzhou 20
Shanghai 19
Chions 18
Chicago 16
Amsterdam 15
Auburn Hills 15
Edinburgh 15
Frankfurt am Main 15
Lappeenranta 15
Zurich 15
Champaign 14
Falls Church 13
Rome 13
Shenzhen 13
Stockholm 13
Tappahannock 13
Clearwater 12
Trento 12
London 11
Vienna 10
Munich 9
Ottawa 9
San Diego 9
Tallinn 9
Padova 8
Prague 8
Riva 8
Turin 8
Athens 7
Cassano 7
Falkenstein 7
Melbourne 7
Newark 7
Romola 7
Torino 7
Warsaw 7
Bologna 6
Columbus 6
Dongguan 6
Dronten 6
Groningen 6
North Bergen 6
Paris 6
Sofia 6
Totale 17.897
Salva come PNG Salva come JPEG
Nome #
Hardware Design and Simulation for Verification 160
Estimation of BUS Performance for a Tuplespace in an Embedded Architecture 131
A 1000X Speed Up for Properties Completeness Evaluation 129
A Formal Support for Homogeneous Simulation of Heterogeneous Embedded Systems 125
Code Generation Alternatives to Reduce Heterogeneous Embedded Systems to Homogeneity 121
A SystemC-based Platform for Assertion-based Verification and Mutation Analysis in Systems Biology 120
Modelling, Simulation, and Tuning of Metabolic Networks Through Electronic Design Automation 120
Modeling Network Embedded Systems with NS-2 and SystemC 119
On the reuse of RTL IPs for SysML model generation 119
A Combined Approach to Validate the Design of Embedded Network Devices 118
HDTLib: an efficient implementation of SystemC data types for fast simulation at different abstraction levels 118
On the Reuse of Heterogeneous IPs into SysML Models for Integration Validation 117
A Complete Testing Strategy Based on Interacting and Hierarchical FSMs 116
Automatic HDL Conversion and Abstraction Methodologies 115
Virtual Hardware Prototyping Through Timed Hardware-Software Co-Simulation 114
Integration of mixed-signal components into virtual platforms for holistic simulation of smart systems 114
Model-Driven Design for the Development of Multi-Platform Smartphone Applications 113
An Improved Electronic Design Automation Methodology for modelling Leukocyte Integrin Activation 112
A Fast Simulation Environment for Smart Systems Validation in presence of Electromagnetic Interferences 110
Analog Models Manipulation for Effective Integration in Smart System Virtual Platforms 109
Automatic Integration of Cycle-accurate Descriptions with Continuous-time Models for Cyber-Physical Virtual Platforms 109
Combining Symbolic and Genetic Techniques for Efficient Sequential Circuit Test Generation 108
On the Automatic Generation of GPU‐oriented Software Applications from RTL IPs 108
On the Reuse of RTL assertions in Systemc TLM Verification 107
A SystemC-based framework for modeling and simulation of networked embedded systems 107
Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC 106
A WEB-CAD Methodology for IP-Core Analysis and Simulation 105
Enabling dynamic assertion-based verification of embedded software through model-driven design 105
UNIVERCM: The UNIversal VERsatile Computational Model for Heterogeneous System Integration 105
Dynamic modeling and simulation of leukocyte integrin activation through an electronic design automation framework 105
Heterogeneous Co-Simulation of Networked Embedded Systems 104
An EFSM-based Approach for Functional ATPG 104
An Error Simulation Based Approach to Measure Error Coverage of Formal Properties 104
Functional Design for Testability of Control-Dominated Architectures 103
A CLP-based Functional ATPG for Extended FSMs 103
On the Reuse of VHDL Modules into SystemC Design 102
Automatic Network Protocol Synthesis from UML Sequence Diagrams 102
Automatic abstraction of multi-discipline analog models for efficient functional simulation 102
An Application of Genetic Algorithms and BDDs to Functional Testing 100
HIFSuite: Tools for HDL Code Conversion and Manipulation 100
A Verification Methodology for Reconfigurable Systems 100
A Design Flow based on Docker and Kubernetes for ROS-based Robotic Software Applications 99
Refinement of UML/MARTE models for the design of networked embedded systems 99
Power Characterization of LFSRs 98
Functional Verification based on the EFSM Model 98
SystemC: A Homogenous Environment to Test Embedded Systems 97
Redundant Functional Faults Reduction by Saboteur Synthesis 97
Software/Network Co-Simulation of Heterogeneous Industrial Networks Architectures 97
A Co-Simulation Methodology for HW/SW Validation and Performance Estimation 97
Generation of SystemC/TLM code from UML/MARTE sequence diagrams for verification 97
Reduced-Complexity Transition-Fault Test Generation for Non-Scan Circuits through High-level Mutant Injection 97
A Toolchain for UML-based Modeling and Simulation of Networked Embedded Systems 97
Homogeneous Simulation: the Effective Integration Solution for Smart Systems 97
Symbolic Optimization of FSM Networks Based on Redundancies Identification and Removal 96
Generation of VHDL code from UML/MARTE sequence diagrams for verification and synthesis 96
A SystemC Platform for Signal Transduction Modelling and Simulation in Systems Biology 96
Increase the Behavioral Fault Model Accuracy Using High-level Synthesis Information 95
Legacy SystemC Co-Simulation of Multi-Processor Systems-on-Chip 95
On the Use of a High-Level Fault Model to Analyze Logical Consequence of Properties 95
A Middleware-Centric Design Flow for Networked Embedded Systems 95
Model-Driven Design of Network Aspects of Distributed Embedded Systems 95
Analog fault testing through abstraction 95
Functional Fault Coverage: the Chamber of Secrets or an Accurate Estimation of Gate-Level Coverage? 94
Symbad: Formal Verification in System Level-based Design (Extended Version) 94
Testability Alternatives Exploration through Functional Testing 93
Communication Alternatives Exploration in Model-Driven Design of Networked Embedded Systems 93
Reusing RTL assertion checkers for verification of SystemC TLM models 93
Efficient Implementation and Abstraction of SystemC Data Types for Fast Simulation 93
A VHDL Error Simulator for Functional Test Generation 92
An Energy-Aware Co-Simulation Framework for the Design of Wireless Sensor Networks 92
UNIVERCM: the UNIversal VERsatile Computational Model for heterogeneous embedded system design 92
Code Generation Alternatives to Reduce Heterogeneous Embedded Systems to Homogeneity 92
Cyber-physical Systems Integration in a Production Line Simulator 92
Modeling in Industry 5.0: What Is There and What Is Missing: Special Session 1: Languages for Industry 5.0 92
Mixing ATPG and Property Checking for Testing HW/SW Interfaces 91
Two-Dimensional Sequential Array Architectures: Design for Testability and Reconfiguration Issues 91
UML-based Modeling and Simulation of Environmental Effects in Networked Embedded Systems 91
An Enhanced Profiling Framework for the Analysis and Development of Parallel Primitives for GPUs 91
A Timing-Accurate Modeling and Simulation Environment for Networked Embedded Systems 90
A SystemC-based Framework for Properties Incompleteness Evaluation 90
Communication-aware design flow for dependable networked embedded systems 90
Automatic Abstraction of RTL IPs into Equivalent TLM Descriptions 90
Combining Dynamic Slicing and Mutation Operators for ESL Correction 90
A Framework for the Design and Simulation of Embedded Vision Applications Based on OpenVX and ROS 90
Modeling and Analysis of Heterogeneous Industrial Networks Architectures 90
Controller and Data-Path Separation by VHDL Restructuring 89
FATE: a Functional ATPG to Traverse unstabilized EFSMs 89
Testability Analysis and Behavioral Testing of the Hopfield Neural Paradigm 89
AME: an Abstract Middleware Environment for Validating Networked Embedded Systems Applications 89
Effective EFSM generation for HW/SW-design verification 89
On the Reuse of TLM Mutation Analysis at RTL 89
A homogeneous framework for AMS languages instrumentation, abstraction and simulation 89
A Timing-Accurate HW/SW Co-Simulation of an ISS with SystemC 88
At-Speed Functional Verification of Programmable Devices 88
Dynamic property mining for embedded software 88
MIPP: A Microbenchmark Suite for Performance, Power, and Energy Consumption Characterization of GPU architectures 88
Virtual in-circuit emulation for timing accurate system prototyping 87
A Smooth Refinement Flow for Co-designing HW and SW Threads 87
Automatic interface generation for component reuse in HW-SW partitioning 87
MOUSSE: scaling MOdelling and verification to complex heterogeneoUS embedded Systems Evolution 87
Totale 10.046
Salva come PNG Salva come JPEG
Categoria #
all - tutte 92.859
article - articoli 16.935
book - libri 503
conference - conferenze 71.567
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 3.854
Totale 185.718
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2019/20201.742 0 0 0 0 268 304 229 193 96 256 102 294
2020/20212.536 182 422 92 287 314 363 45 200 194 38 272 127
2021/20222.690 169 790 18 194 329 81 46 107 72 80 202 602
2022/20236.003 409 638 563 1.041 570 1.222 84 377 654 203 173 69
2023/20243.042 156 241 333 361 376 431 140 193 45 200 393 173
2024/20253.048 388 783 332 1.318 227 0 0 0 0 0 0 0
Totale 25.902