Generation of VHDL code from UML/MARTE sequence diagrams for verification and synthesis