A VHDL Error Simulator for Functional Test Generation