On PSL Properties Re-use in SoC Design Flow Based on Transaction Level Modeling