On the Property-based Verification in SoC Design Flow Founded on Transaction Level Modeling