This paper presents a methodology for sequential logic minimization based on a functional testing approach. A new class of sequentially redundant faults, called functionally redundant, is defined. Such faults are determined by analyzing the functional description of a circuit; their identification and removal is the main topic of the paper. We show that by comparing the gate-level implementation of a circuit with its functional description, it is possible to produce fully testable circuits by spending a fraction of the time usually necessary for applying standard redundancies removal algorithms working at the gate level.
Sequential Logic Minimization Based on Functional Testability
FUMMI, Franco;
1995-01-01
Abstract
This paper presents a methodology for sequential logic minimization based on a functional testing approach. A new class of sequentially redundant faults, called functionally redundant, is defined. Such faults are determined by analyzing the functional description of a circuit; their identification and removal is the main topic of the paper. We show that by comparing the gate-level implementation of a circuit with its functional description, it is possible to produce fully testable circuits by spending a fraction of the time usually necessary for applying standard redundancies removal algorithms working at the gate level.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.