On the Reuse of VHDL Modules into SystemC Design