Reuse and Optimization of Testbenches and Properties in a TLM-to-RTL Design Flow